

<b>Notice of References Cited</b>	Application/Control No. 10/699,709	Applicant(s)/Patent Under Reexamination SIGNORE ET AL.	
	Examiner Tuyen To	Art Unit 2825	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-2004/0130349	07-2004	Morgenshtein et al.	326/112
	B	US-6,725,438	04-2004	van Ginneken, Lukas P. P. P.	716/10
	C	US-2003/0088842	05-2003	Cirit, Mehmet A.	716/9
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Rezvani et al., "LEOPARD: a Logical Effort-based fanout OPTimizer for ARea and Delay", Nov. 1999, IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, pp. 516-519.
	V	Wei Chen, Cheng Ta Hsieh, Massoud Pedram, " Simultaneous Gate Sizing and Fanout Optimization", November 2000, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design.
	W	Ivan E. Sutherland, Jon K. Lexau, " Designing Fast Asynchronous Circuits", March 2001, Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.